09/742,723.

PEARNE & GORDON LLP

ATTORNEYS AT LAW 1801 EAST 9th STREET SUITE 1200

CLEVELAND, OHIO 44114-3108

TEL: (216) 579-1700

FAX: (216) 579-6073

EMAIL: ip@pearnegordon.com

WRITER'S DIRECT EMAIL: jmurtaugh@pearnegordon.com

STEPHEN S. WENTSLER
ROBERT F. BODI V
SUZANNE B. GAGNON
UNA L. LAURICIA
STEVEN J. SOLOMON
GREGORY D. FERNENGEL
BRYAN M. GALLO
BRAD C. SPENCER

<u>OF COUNSEL</u> LOWELL L. HEINKE THADDEUS A. ZALENSKI

PATENT, TRADEMARK, COPYRIGHT AND RELATED INTELLECTUAL PROPERTY LAW

March 22, 2006

The Certificate of Correction Branch Commissioner for Patents

P.O. Box 1450

CHARLES B. GORDON

THOMAS P. SCHILLER DAVID B. DEIOMA

HOWARD G. SHIMOLA

JOSEPH J. CORSO

JEFFREY J. SOPKO

JAMES M. MOORE

JOHN P. MURTAUGH

MICHAEL W. GARVEY

RICHARD A. SHARPE

RONALD M. KACHMARIK

PAUL A. SERBINOWSKI

BON A. FISHMAN

BRIAN G. BEMBENICK

Alexandria, VA 22313-1450

Certificate

MAR 3 0 2006

of Correction

Re:

U.S. Patent No.:

6,972,790 B2

Issued:

December 6, 2005

Title:

HOST INTERFACE FOR IMAGING ARRAYS

Inventor:

Mark Suska

Our Docket No.:

33214

Sir:

MAR 27 2006

A Certificate of Correction under 35 U.S.C. 254 is hereby requested to correct Patent Office printing errors in the above-identified patent. Enclosed herewith is a proposed Certificate of Correction (Form No. PTO-1050) and documentation in support of the proposed corrections for consideration.

It is requested that the Certificate of Correction be completed and mailed at an early date to the undersigned attorney of record.

Respectfully submitted,

By John P. Murtaugh, Reg. No. 34226

JPM/ck

Enclosures: Form PTO/SB/44

I hereby certify that this correspondence is being deposited with the United States Postal Service as first class mail in an envelope addressed to: Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-1450 on the date indicated below.

John P. Murtaugh

Name of Attorney for Applicant(s)

3-22-06

Date

Signature of Attorney

## UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO.

6,972,790 B2

PAGE 1 OF 1

DATED

December 6, 2005

INVENTOR(S)

Mark Suska

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

Claim 19

Line 2, after "claim", please delete "16" and insert therefor --15--.

MAILING ADDRESS OF SENDER: John P. Murtaugh

John P. Murtaugh
Pearne & Gordon LLP

1801 East 9th Street

**Suite 1200** 

Cleveland, Ohio 44114-3108

PATENT NO. <u>6,972,790 B2</u>

No. of additional copies

~

0

Re-numbered claim (16.)



(Currently amended) An integrated semiconductor imaging circuit as claimed in claim 15 where the interface includes for use with an electronic processing system having a data bus comprising:

- an imaging array sensor having an array of sensing pixels and an array address generator integrated on a die; and
- an interface integrated on the die for receiving data from the imaging array sensor as determined by the imaging array sensor and adapted to transfer the data to the electronic processing system as determined by the electronic processing system, the interface including:
  - a memory for storing imaging array data and address signals at a rate determined by the imaging array sensor;
     and
  - a circuit for controlling the transfer of the data from the memory to the data bus at a rate determined by the electronic processing system.
- (Previously presented) An integrated semiconductor imaging circuit as claimed in claim 16 wherein the memory includes a first-in first-out (FIFO) buffer.
- 18. (Previously presented) An integrated semiconductor imaging circuit as claimed in claim 17 which further includes a bus arbitration unit coupled to the circuit for controlling the transfer of the data.
- 19. (Previously presented) An integrated semiconductor imaging circuit as claimed in claim 17 which further includes a bus arbitration unit integrated on the die and coupled to the circuit for controlling the transfer of the data.

Renumbered 20. claim 19

(Previously presented) An integrated semiconductor imaging circuit as claimed in claim\_16 wherein the memory includes an addressable memory.